MADANAPALLE INSTITUTE OF TECHNOLOGY & SCIENCE
(UGC – AUTONOMOUS INSTITUTION)
MADANAPALLE – 517325 (A.P)
(Affiliated to JNTUA, Ananthapuramu & Approved by AICTE, New Delhi)
Estd: 1998

M. Tech

Registration form for **M. Tech (VLSI & Embedded Systems)** – **I Year II Semester (R24)**
(For 2024 admitted batch)
(All the below details are mandatory and should be filled carefully)

Whether the Candidate is appearing for ☐ Regular Examinations ☐ Supplementary Examinations

Month & Year of Examination

H.T .No.

Name: (As per S.S.C Certificate)																				
Father's Name: (As per S.S.C Certificate)																				
Mother's Name: (As per S.S.C Certificate)																				

Date of Birth (As per SSC): (DD/MM/YYYY)								

Contact No:									

Tick **[√]** the appropriate box

Gender		
	Male	Female

Physically Handicapped (PH)		
	Yes	No

Caste								
	SC	ST	BC-A	BC-B	BC-C	BC-D	BC-E	OC

Course for which registration is required: Tick [√] the appropriate box

1	24VESP103	CMOS Analog IC Design	
2	24VESP104	Embedded System Design	
3	24VESP407	Pattern Recognition and Machine Learning	
	24VESP408	Programming Languages for Embedded Software	
	24VESP409	RF IC Design	

4	24VESP410	SoC Architecture	
	24VESP411	System Design with Embedded Linux	
	24VESP412	Physical Design Automation	
5	24VESP203	CMOS Analog IC Design Laboratory	
6	24VESP204	Embedded System Design Laboratory	
7	24VESP701	Technical Seminar	

Certified that the above information is CORRECT and filled by me.

Signature of the Candidate

MADANAPALLE INSTITUTE OF TECHNOLOGY & SCIENCE, MADANAPALLE – 517325 (A.P)

(UGC – AUTONOMOUS INSTITUTION)

(Affiliated to JNTUA, Ananthapuramu & Approved by AICTE, New Delhi)

M. Tech (VLSI & Embedded Systems)– I Year II Semester (R24) (For 2024 admitted batch

Hall Ticket Duplicate

M. Tech

H.T.No. | | | | | | | | | | |

Centre: Madanapalle Institute of Technology & Science

Please affix your latest passport size – colour photograph

1. Name of the Candidate: …….
2. Father's Name: ……...
3. Month and Year of Examination: ……...
4. Regular /Supplementary: ……

Tick [√] the appropriate box to register for a course

1	24VESP103	CMOS Analog IC Design		4	24VESP410	SoC Architecture	
2	24VESP104	Embedded System Design			24VESP411	System Design with Embedded Linux	
3	24VESP407	Pattern Recognition and Machine Learning			24VESP412	Physical Design Automation	
	24VESP408	Programming Languages for Embedded Software		5	24VESP203	CMOS Analog IC Design Laboratory	
	24VESP409	RF IC Design		6	24VESP204	Embedded System Design Laboratory	
				7	24VESP701	Technical Seminar	

Signature of the Candidate **Controller of Examinations**

……..

Instructions to Candidates

The candidate has to:

1. Display his/her ID card for verification.
2. The candidate has to confirm himself/herself that he/she does not possess any foreign material, electronic gadgets other than electronic calculator.
3. Candidates should stay in the examination hall at least half-an-hour from the commencement of the examination.
4. Be present in the examination hall 15 minutes before the time of commencement of examination. No candidate will be allowed after the commencement of the examination.

Estd: 1998

MADANAPALLE INSTITUTE OF TECHNOLOGY & SCIENCE, MADANAPALLE – 517325 (A.P)

(UGC – AUTONOMOUS INSTITUTION)

(Affiliated to JNTUA, Ananthapuramu & Approved by AICTE, New Delhi)

M. Tech (VLSI & Embedded Systems) – I Year II Semester (R24) (For 2024 admitted batch)

Hall Ticket
Original

M. Tech

H.T.No.

Centre: Madanapalle Institute of Technology & Science

Please affix your latest passport size – colour photograph

1. Name of the Candidate: …….
2. Father's Name: ……
3. Month and Year of Examination: ……
4. Regular /Supplementary: …….
5. **Tick [√] the appropriate box to register for a course**

1	24VESP103	CMOS Analog IC Design			24VESP410	SoC Architecture	
2	24VESP104	Embedded System Design		4	24VESP411	System Design with Embedded Linux	
3	24VESP407	Pattern Recognition and Machine Learning			24VESP412	Physical Design Automation	
	24VESP408	Programming Languages for Embedded Software		5	24VESP203	CMOS Analog IC Design Laboratory	
	24VESP409	RF IC Design		6	24VESP204	Embedded System Design Laboratory	
				7	24VESP701	Technical Seminar	

Signature of the Candidate **Controller of Examinations**

……..

Instructions to Candidates

The candidate has to:

1. Display his/her ID card for verification.
2. The candidate has to confirm himself/herself that he/she does not possess any foreign material, electronic gadgets other than electronic calculator.
3. Candidates should stay in the examination hall at least half-an-hour from the commencement of the examination.
4. Be present in the examination hall 15 minutes before the time of commencement of examination. No candidate will be allowed after the commencement of the examination.